Is this the kind of application where the differences between
saturating (TTL) and non-saturating (ECL) logic would apply? I wonder
if the extra jitter is from poor power supply rejection.
toggle quoted message
Show quoted text
On Fri, 20 Jan 2012 19:57:34 -0000, "Mike" <zuckerme@...> wrote:
BTW a 74LS14 with a resistor and mica capacitor provide a general-purpose 100 ns pretrigger delay. It seems stable to better than 20 ps rms if you happen upon a "good" inverter.