开云体育

ctrl + shift + ? for shortcuts
© 2025 开云体育

import netlist formats


Charlls Quarra
 

Hi,

I have my own schematics in structural vhdl and i'm
compiling it using alliance vhdl compiler, which
produces a hierarchical netlist with the components i
want to place and route in the alliance logical format
.al, which can be translated into EDIF(.edi),
SPICE(.spi/.sp/.cir), .vlg or .vst netlists. Are any
of these netlist formats amenable for kicad to import ?







___________________________________________________________
1GB gratis, Antivirus y Antispam
Correo Yahoo!, el mejor correo web del mundo


JPD Borgna
 

Charlls Quarra wrote:

Hi,

I have my own schematics in structural vhdl and i'm
compiling it using alliance vhdl compiler, which
produces a hierarchical netlist with the components i
want to place and route in the alliance logical format
.al, which can be translated into EDIF(.edi),
SPICE(.spi/.sp/.cir), .vlg or .vst netlists. Are any
of these netlist formats amenable for kicad to import ?



Im just curius, are you talking about generating the netlists for the transistors after map them to the library to
get an schematic with transistors in kicad? If so... nice approach, but how can this be useful? You are not going to
use discrete transistors for your VLSI design....


Saludos, Juan Pablo.

--
Juan Pablo Daniel Borgna -- Tcnico Electrnico
INTI-Electrnica e Informtica
Direccin: Avenida General Paz 5445 entre Albarellos y Constituyentes
CC157 (CP B1650KNA) San Martn, Bs. As., Argentina TE:+(5411)4724-6200


Charlls Quarra
 

I'm using the hierarchical vhdl in a one-2-one
equivalence to a schematic diagram of components,
using existing components as black boxes. Each black
box is mapped to a IBIS model when existent of the
component. This is only so i can actually _debug_ the
circuit behaviour. I imagine that if at some point i
need/design a custom IC, that particular component
would have besides the pure behavioural model, the RTL
or transistor level model too


--- JPD Borgna <jpborgna@...> escribi:



Im just curius, are you talking about generating the
netlists for the
transistors after map them to the library to
get an schematic with transistors in kicad? If so...
nice approach, but
how can this be useful? You are not going to
use discrete transistors for your VLSI design....


Saludos, Juan Pablo.

--
Juan Pablo Daniel Borgna -- Tcnico Electrnico
INTI-Electrnica e Informtica
Direccin: Avenida General Paz 5445 entre Albarellos
y Constituyentes
CC157 (CP B1650KNA) San Martn, Bs. As., Argentina
TE:+(5411)4724-6200



---------------------------------
YAHOO! GROUPS LINKS


Visit your group "kicad-users" on the web.

To unsubscribe from this group, send an email to:
kicad-users-unsubscribe@...

Your use of Yahoo! Groups is subject to the Yahoo!
Terms of Service.


---------------------------------










___________________________________________________________
1GB gratis, Antivirus y Antispam
Correo Yahoo!, el mejor correo web del mundo