开云体育

ctrl + shift + ? for shortcuts
© 2025 开云体育

Re: Thinking about a project, receiver module + VFO / sig gen


 

On 18/09/2024 19:13, Eric Hansen, KB1VUN via groups.io wrote:
I'm interested in doing some SDR tinkering, using the receiver module kit and the VFO kit.? The LO input on the receiver module is divided down by 4 to make the quadrature clocks for the Tayloe mixer.? Could I, alternatively, program CLK0 and CLK1 on the Si5351A to make the quadrature clocks, disconnect the 2-bit counter, and route the two clock signals directly to the multiplexer chip?? Might that enable me to increase the bandwidth of the receiver, assuming I create an appropriate bandpass filter to go ahead of the multiplexer?
Eric,

Bandwidth? You mean tuning range?
The divide by 4 is easier as it is there. It will give you a lower minimum than using the 2 outputs unless you can enable a quadrature output below 3.5MHz. .
Maximum will be around 50MHz+.

Several BPFs would be needed for the whole range.

73 Alan G4ZFQ

Join [email protected] to automatically receive all group messages.